跳到正文
Semiconductor Engineering 芯片与封装· Technical Paper Link·· 2 小时前AI 评分32

Argonne 与 UIUC 发布 ArchAgent:用 Agentic AI 探索异构芯片与互连架构设计

Agentic AI Explores Heterogeneous Chip and Interconnect Architectures (Argonne, UIUC)

AI 导读

Argonne 国家实验室与伊利诺伊大学香槟分校发布论文,提出分层多智能体框架 ArchAgent,用基于 LLM 的规划器将异构系统设计分解为芯片、scale-up 和 scale-out 三个子问题,交由专门 Agent 处理。

正文 · 原文

popularity

Researchers at Argonne National Laboratory and the University of Illinois Urbana-Champaign published a technical paper titled “Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains.”

Abstract Excerpt:

“The design space of modern AI/HPC systems has expanded rapidly across compute architectures, including GPUs, dataflow processors, and RISC-V accelerators; memory technologies, including HBM, GDDR, and SRAM; and interconnects such as NVLink, UALink, Infinity Fabric, InfiniBand, Slingshot, and Ultra Ethernet. No single architecture is optimal across LLM training, LLM serving, and AI-coupled HPC workloads, while the resulting combinatorial design space is too large for manual exploration. We present ArchAgent, a hierarchical multi- agent framework in which an LLM-based planner decomposes system design into chip, scale-up, and scale-out subproblems, each handled by specialist agents.”

Find the technical paper here. October 2026.

Emani, Murali, and Kashyap Manjusha. “ArchAgent: Agentic AI for Heterogeneous System Design Across Chip, Scale-Up, and Scale-Out Domains.” arXiv preprint arXiv:2610.23724 (October 2026). https://doi.org/10.48550/arXiv.2610.23724. License.

来源: Semiconductor Engineering 芯片与封装 · semiengineering.com