Semiconductor Engineering Features Multiple Chip Technology Papers
Understand the story
On October 13, 2026, Semiconductor Engineering compiled several latest chip technology papers covering multiple frontier research efforts and technical advances. These include KAIST and other institutions' research on spatially deterministic nucleation of 2D semiconductors; the Hyper-NA EUV lithography system developed by Zeiss SMT in collaboration with ASML, with a numerical aperture of no less than 0.75; and BARE-AI technology proposed by the University of Florida and other institutions, which defends against bit-flip attacks in AI hardware through built-in performance monitors. These items reflect continued progress in the semiconductor industry across materials, lithography equipment, and AI hardware security.
AI overview of reporting · Updated 5 days ago
Reporting timeline
Explore different aspects of the story through its reporting.
- Semiconductor Engineering Chips and PackagingChip Industry Technical Paper Roundup: Oct. 13
Semiconductor Engineering collects multiple recent chip technology papers, covering spatially deterministic nucleation of 2D semiconductors from KAIST and other institutions, the Hyper-NA EUV lithography system with a numerical aperture of at least 0.75 from Zeiss SMT and ASML, and BARE-AI from the University of Florida and others, which uses built-in performance monitors to defend against bit-flip attacks in AI hardware.
Story heat trend
Current heat3·Comparable peak9（10/13 18:00）·Comparable change over 24 hours -50%
The trend compares the same continuously observed sources, which may cover fewer sources than the current heat score. Hover or select the chart to inspect each hour; use the left and right arrow keys to navigate.