Semiconductor Engineering Collects Multiple Chip Technology Papers
Understand the story
On October 20, 2026, Semiconductor Engineering collected and published multiple new technology papers from the chip industry, covering several frontier directions: a joint study by Argonne National Laboratory and the University of Illinois Urbana-Champaign proposes an agentic AI heterogeneous system design spanning across-chip, scale-up, and scale-out domains; Sandia National Laboratory, through first-principles simulations, reveals previously undiscovered leakage paths in GAAFETs (gate-all-around field-effect transistors). Papers collected at the same time also include research on HBM (high bandwidth memory) power consumption issues. Together, these papers reflect the latest research progress in the chip and packaging fields in advanced-process device physics, memory power optimization, and AI-driven chip design methodology.
AI overview of reporting · Updated 1 h前
Reporting timeline
Explore different aspects of the story through its reporting.
- Semiconductor Engineering Chips and PackagingChip Industry Technical Paper Roundup: Oct. 20
Semiconductor Engineering has published several new chip technology papers: Argonne National Laboratory and the University of Illinois Urbana-Champaign research agentic AI heterogeneous system design across chip, scale-up and scale-out domains; Sandia National Laboratories uses first-principles simulations to reveal new GAAFET leakage paths.
Story heat trend
Not enough continuous observations to show a trend yet.