Semiconductor Engineering Blog Roundup: CFET, AMBA C2C, and Agentic AI EDA

Semiconductor Engineering has continued to compile perspectives from its blog. The previous roundup focused on three topics: a Siemens team discussing how CFETs and buried power rails can shrink chip area and improve energy efficiency; Synopsys and Cadence analyzing the collaborative advantages of agentic AI in EDA; and Arm's AMBA C2C extending chiplet connectivity. The latest weekly roundup, published October 7, 2026, continues the format of aggregating industry viewpoints. In it, the Siemens team again explores how CFETs and buried power rails can shrink chip area and improve energy efficiency, arguing they can meet the needs of AI accelerators, data centers, and mobile processors; Synopsys and Cadence continue analyzing the collaborative advantages of agentic AI in EDA; and Arm's AMBA C2C extension of chiplet connectivity is once again included. This edition also adds new industry perspectives such as 6G. Overall, this is the outlet's weekly blog roundup series, centered on industry discussions of advanced process devices, EDA intelligence, and chiplet interconnects.

AI overview of reporting · Updated 11 days ago